Fundamentals of SystemVerilog Language Constructs
Verification of Common Peripherals, Memories, and Bus Protocol
Using UVM for verification of most common RTLs
